

**POLITECNICO DI TORINO**  
**ESAMI DI STATO PER L'ABILITAZIONE ALL'ESERCIZIO DELLA PROFESSIONE**  
**DI INGEGNERE DELL'INFORMAZIONE**

**Il Sessione 2014 - Sezione A**  
**Settore dell'Informazione**

**Prova pratica del 22 dicembre 2014**

Il candidato, sulla base degli studi, delle esperienze e degli approfondimenti condotti, svolga una delle seguenti prove (indicare sulla busta il numero del tema svolto):

## **Tema 1**

Un'azienda commerciale ha deciso di attivare una linea di vendita ai consumatori finali con strumenti di e-commerce. La responsabilità del relativo progetto informatico viene affidata ad un Ingegnere dell'Informazione.

All'Ingegnere dell'Informazione incaricato il DPR 328 del 5 giugno 2001 nell'articolo 46 riconosce le competenze di: pianificazione, progettazione, sviluppo, direzione lavori, stima, collaudo e gestione di impianti e sistemi elettronici, di automazione e di generazione, trasmissione ed elaborazione delle informazioni.

In questa luce si chiede al candidato di impersonarsi nel ruolo dell'Ingegnere incaricato e impostare il sistema informativo per la gestione del commercio elettronico.

Specifiche del sistema:

- la società vende a consumatori finali beni di consumo genericamente appartenente alla linea "bio" comprendente sia alimenti confezionati (le confezioni non sono frazionabili, sono singolarmente identificate e codificate), sia oggetti vari non deteriorabili riconducibili alla linea marketing bio (utensili cucina, oggetti di arredo di vestiario eco sostenibili, anallergici etc.); ha una centrale di acquisto, un magazzino ed il parco fornitori è in continua evoluzione. Non ha punti di vendita diretta. Si ipotizzino inizialmente 10.000 codici prodotto a sistema.
- Il sistema gestionale è centralizzato e comunica con il sistema di gestione del commercio elettronico. Lo sviluppo del sistema gestionale non è oggetto di questo esercizio.
- Gli acquisti possono essere effettuati solo da utenti registrati e i pagamenti vengono effettuati tramite strumenti commerciali di pagamento elettronico.

Requisiti del sistema

- Facilità di uso per gli utenti finali
- Sicurezza ed affidabilità del sistema per i gestori e gli utilizzatori
- Controllo puntuale delle giacenze e gestione delle scadenze dei prodotti
- Flessibilità nella gestione della banca dati fornitori e prodotti

Si richiede al candidato:

- esprimere e motivare ipotesi aggiuntive su specifiche e caratteristiche del sistema che il candidato ritenga utili per soddisfare i requisiti generali espressi;
- elencare e dettagliare le funzionalità del sistema ed i principali processi;
- definire e descrivere sinteticamente i macro-blocchi del sistema informativo ed i flussi di informazioni; motivare le scelte effettuate;
- definire la architettura hardware, valutando anche ipotesi di utilizzo di soluzioni in cloud;
- descrivere le soluzioni software da adottare, eventualmente selezionando piattaforme commerciali che possano rendere più rapido ed efficace lo sviluppo; indicare quali strumenti e linguaggi utilizzare; motivare le scelte effettuate;
- sviluppare un'analisi dei rischi del sistema indicando quali azioni e soluzioni adottare per il loro controllo;
- facoltativamente definire e descrivere sinteticamente alcuni sottosistemi al contorno, quali: cruscotto di controllo, help desk per utilizzatori, CRM, collegamento a sistemi social ed altri eventualmente indicati dal candidato.

## Tema 2

Si consideri un trasmettitore basato su una modulazione di tipo QPSK con codifica di Gray e il relativo ricevitore.

1. Scrivere l'espressione del segnale trasmesso e del segnale ricevuto nel caso in cui il canale possa essere modellato come AWGN (Additive White Gaussian Noise) e disegnare lo schema del trasmettitore e del ricevitore, supponendo che la forma d'onda elementare utilizzata al trasmettitore sia di tipo rettangolare.
2. Scrivere l'espressione delle probabilità di errore sul simbolo e sul bit in ricezione nel caso ideale di assenza di ISI (Interferenza intersimbolica) e di perfetto recupero dei sincronismi di portante e di simbolo.
3. Introdurre un errore di fase costante nel sistema di recupero della portante e valutare le probabilità di errore sul bit e sul simbolo in questo caso.
4. Introdurre un errore costante nel sincronizzatore di simbolo e spiegare come è possibile valutare le probabilità di errore in questo caso o una loro approssimazione.
5. Considerare ora il caso in cui gli errori di fase e di sincronismo di simbolo possono essere modellati come variabili casuali uniformemente distribuite su un intervallo limitato, pari al 10% del loro valore massimo. Spiegare come è possibile valutare le probabilità di errore (sul simbolo e/o sul bit) in questo caso, analiticamente o con metodi semi-analitici.
6. Introdurre ora all'uscita del trasmettitore un amplificatore non lineare senza memoria e spiegare come è possibile valutare le probabilità di errore complessive del sistema (sul bit e/o sul simbolo) con metodi simulativi.
7. Spiegare come scegliere il punto di lavoro dell'amplificatore di potenza e quali sono le quantità che influenzano tale scelta.

Nota: I candidati possono utilizzare le approssimazioni e le ipotesi che ritengono necessarie, specificando quali sono le approssimazioni e le ipotesi utilizzate.

## Tema 3

Si consideri il settore dei sensori di movimento basati su giroscopi in tecnologia MEMS con elementi nanostrutturati.


Il candidato:

1. inquadri questo tipo di dispositivi nelle attuali applicazioni e la relativa importanza industriale.
2. descriva i modelli fisici che descrivono il funzionamento dei giroscopi e le possibili scelte progettuali.
3. descriva un esempio di flusso di processo per la realizzazione di un giroscopio con tecnologia MEMS.
4. descriva il progetto dell'elettronica di controllo.

## Tema 4

Si consideri il problema di acquisizione della corrente assorbita da un dispositivo o apparato elettronico connesso alla rete di alimentazione. In molti casi d'interesse applicativo, le correnti suindicate si comportano come disturbi iniettati nella rete di alimentazione che devono essere caratterizzati in frequenza per la verifica dei limiti imposti dalla normativa di compatibilità elettromagnetica per le emissioni condotte. In questo contesto, per un lavoro di caratterizzazione e modellazione che deve essere svolto nelle fasi iniziali di un progetto, è necessario misurare la corrente assorbita da un circuito sfruttando la strumentazione e i componenti presenti in laboratorio. In specifico:

- Sono disponibili un oscilloscopio digitale e sonde passive di tensione.
- Si è scelto di condurre la misura indiretta della corrente nel dominio del tempo attraverso la misura differenziale di tensione ai capi di un elemento serie caratterizzato in precedenza. Si faccia riferimento allo schema di principio riportato di seguito dove la tensione misurata  $v$  dovrà essere proporzionale, con coefficiente di proporzionalità nota, alla differenza  $v_1 - v_2$ .



Inoltre

- Si assuma (per semplicità) che il segnale differenziale  $v_1 - v_2$  abbia valor medio pari a 4V e variazione di  $\pm 1V$  rispetto al valor medio;
- Si debba caratterizzare il segnale differenziale nell'intervallo di frequenze da 150 kHz a 30 MHz.

Al candidato si chiede di:

1. Progettare un circuito per la misura suindicata (i.e., il blocco (1) in figura) che impieghi componenti di base (come condensatori, resistori,...) e amplificatori (operazionali o da strumentazione, con le caratteristiche come da schede tecniche allegate). Motivare la scelta degli amplificatori che saranno impiegati sulla base dell'analisi delle loro caratteristiche. Esprimere e motivare ipotesi aggiuntive su specifiche e caratteristiche che il candidato ritenga utili per soddisfare i requisiti generali espressi;
2. Dimensionare il valore dei componenti impiegati (resistori, condensatori,...);
3. Calcolare la sensibilità della tensione  $v$  al variare del valore di uno dei componenti;
4. Discutere l'effetto delle non idealità introdotte dall'impiego di un amplificatore reale sulla misura condotta.



# Single-Supply, Low Cost Instrumentation Amplifier

## AD8223

### FEATURES

Gain set with 1 resistor

Gain = 5 to 1000

Inputs

Voltage range to 150 mV below negative rail

25 nA maximum input bias current

30 nV/√Hz, RTI noise @ 1 kHz

Power supplies

Dual supply: ±2 V to ±12 V

Single supply: 3 V to 24 V

500 μA maximum supply current

### APPLICATIONS

Low power medical instrumentation

Transducer interface

Thermocouple amplifiers

Industrial process controls

Difference amplifiers

Low power data acquisition

### GENERAL DESCRIPTION

The AD8223 is an integrated single-supply instrumentation amplifier that delivers rail-to-rail output swing on a single supply (3 V to 24 V). The AD8223 conforms to the 8-lead industry standard pinout configuration.

The AD8223 is simple to use: one resistor sets the gain. With no external resistor, the AD8223 is configured for  $G = 5$ . With an external resistor, the AD8223 can be programmed for gains up to 1000.

The AD8223 has a wide input common-mode range and can amplify signals that have a 150 mV common-mode voltage below ground. Although the design of the AD8223 is optimized

### CONNECTION DIAGRAM




Figure 1. 8-Lead SOIC (R) and 8-Lead MSOP (RM) Packages

Table 1. Instrumentation Amplifiers by Category

General Purpose	Zero Drift	Mil Grade	Low Power	High Voltage PGA
AD8220 <sup>1</sup>	AD8231 <sup>1</sup>	AD620	AD627 <sup>1</sup>	AD8250
AD8221	AD8553 <sup>1</sup>	AD621	AD623 <sup>1</sup>	AD8251
AD8222	AD8555 <sup>1</sup>	AD524	AD8223	AD8253
AD8224 <sup>1</sup>	AD8556 <sup>1</sup>	AD526		
AD8228	AD8557 <sup>1</sup>	AD624		

<sup>1</sup> Rail-to-rail output.

to operate from a single supply, the AD8223 still provides excellent performance when operated from a dual voltage supply (±2 V to ±12 V).

Low power consumption (1.5 mW at 3 V), wide supply voltage range, and rail-to-rail output swing make the AD8223 ideal for battery-powered applications. The rail-to-rail output stage maximizes the dynamic range when operating from low supply voltages. The AD8223 replaces discrete instrumentation amplifier designs and offers superior linearity, temperature stability, and reliability in a minimum of space.

Rev. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.  
Tel: 781.329.4700 [www.analog.com](http://www.analog.com)  
Fax: 781.461.3113 ©2008 Analog Devices, Inc. All rights reserved.

AD8223

### DUAL SUPPLY

$T_A = 25^\circ\text{C}$ ,  $-V_S = -12\text{ V}$ ,  $+V_S = +12\text{ V}$ , and  $R_U = 10\text{ k}\Omega$  to ground, unless otherwise noted.<sup>1</sup>

Table 3.

Parameter	Conditions	AD8223A			AD8223B			Unit
		Min	Typ	Max	Min	Typ	Max	
COMMON-MODE REJECTION RATIO								
DC to 60 Hz with 1 kΩ Source	$V_{CM} = -10\text{ V to }10\text{ V}$							
Imbalance								
G = 5		80			86			dB
G = 10		86			90			dB
G = 100		90			96			dB
G = 1000		90			96			dB
NOISE	$V_{IN+} = V_{IN-} = V_{REF} = 0\text{ V}$							
Voltage Noise, 1 kHz								
G = 5			50			50		nV/√Hz
G = 1000			30			30		nV/√Hz
RTI, 0.1 Hz to 10 Hz								
G = 5			1.0			1.0		μV p-p
G = 1000			0.6			0.6		μV p-p
Current Noise, 1 kHz								
0.1 Hz to 10 Hz			70			70		fA/√Hz
			1.2			1.2		pA p-p
VOLTAGE OFFSET	Total RTI error = $V_{OSI} + V_{OSO}/G$							
Input Offset, $V_{OSI}$				250		100		μV
Over Temperature	$T_A = -40^\circ\text{C to }+85^\circ\text{C}$			400		160		μV
Average TC	$T_A = -40^\circ\text{C to }+85^\circ\text{C}$			2		1		μV/°C
Output Offset, $V_{OSO}$				1500		1000		μV
Over Temperature	$T_A = -40^\circ\text{C to }+85^\circ\text{C}$			2000		1500		μV
Average TC	$T_A = -40^\circ\text{C to }+85^\circ\text{C}$			15		10		μV/°C
Offset Referred to Input vs. Supply (PSR)	$+V_S = 5\text{ V to }12\text{ V}$ , $-V_S = -5\text{ V to }-12\text{ V}$							
G = 5		80			86			dB
G = 10		86			90			dB
G = 100		90			96			dB
G = 1000		90			96			dB
INPUT CURRENT								
Input Bias Current		5	12	25	5	12	25	nA
Over Temperature	$T_A = -40^\circ\text{C to }+85^\circ\text{C}$							nA
Average Temperature Coefficient	$T_A = -40^\circ\text{C to }+85^\circ\text{C}$			50		50		pA/°C
Input Offset Current			0.25	2		0.25	2	nA
Over Temperature	$T_A = -40^\circ\text{C to }+85^\circ\text{C}$							nA
Average Temperature Coefficient	$T_A = -40^\circ\text{C to }+85^\circ\text{C}$			5		5		pA/°C
DYNAMIC RESPONSE								
Small Signal -3 dB Bandwidth								
G = 5				200		200		kHz
G = 10				200		200		kHz
G = 100				70		70		kHz
G = 1000				7		7		kHz
Slew Rate				0.3		0.3		V/μs
Settling Time to 0.01%	Step size = 10 V							
G = 5				30		30		μs
G = 10				30		30		μs
G = 100				30		30		μs
G = 1000				150		150		μs

# AD8223

Parameter	Conditions	AD8223A			AD8223B			Unit
		Min	Typ	Max	Min	Typ	Max	
<b>GAIN</b>								
Gain Range	$G = 5 + (80 \text{ k}\Omega/R_G)$	5		1000	5		1000	V/V
Gain Error <sup>2</sup>	$V_{OUT} = -10 \text{ V to } +10 \text{ V}$							%
G = 5			0.07			0.02		%
G = 10			0.10		0.10	0.2		%
G = 100			0.10	0.3	0.10	0.3		%
G = 1000			0.10	0.3	0.10	0.3		%
<b>Nonlinearity</b>								
G = 5	$V_{OUT} = -10 \text{ V to } +10 \text{ V}$		5		5			ppm
G = 1000			30		30			ppm
<b>Gain vs. Temperature</b>								
G = 5	$T_A = -40^\circ\text{C to } +85^\circ\text{C}$			10		2		ppm/ $^\circ\text{C}$
G > 5 <sup>1</sup>			50		50			ppm/ $^\circ\text{C}$
<b>INPUT</b>								
<b>Input Impedance</b>								
Differential			2  2		2  2			G $\Omega$   pF
Common-Mode			2  2		2  2			G $\Omega$   pF
<b>Common-Mode Input Voltage Range<sup>3</sup></b>								
Range	$V_{IN+} = V_{IN-}$	$(-V_S) - 0.15$	$(+V_S) - 1.5$	$(-V_S) - 0.15$	$(+V_S) - 1.5$			V
<b>OUTPUT</b>								
<b>Output Swing</b>								
Output Swing	$R_L = 10 \text{ k}\Omega \text{ to ground}$	$(-V_S) + 0.3$	$(+V_S) - 0.8$	$(-V_S) + 0.3$	$(+V_S) - 0.8$			V
	$R_L = 100 \text{ k}\Omega \text{ to ground}$	$(-V_S) + 0.1$	$(+V_S) - 0.3$	$(-V_S) + 0.1$	$(+V_S) - 0.3$			V
<b>REFERENCE INPUT</b>								
$R_{IN}$		60	$\pm 20\%$	60	$\pm 20\%$			k $\Omega$
$I_{IN}$	$V_{IN+} = V_{IN-} = V_{REF} = 0 \text{ V}$	+10	+20	+10	+20			$\mu\text{A}$
Voltage Range		$-V_S$	$+V_S$	$-V_S$	$+V_S$			V
Gain to Output		1 $\pm$ 0.0002		1 $\pm$ 0.0002				V
<b>POWER SUPPLY</b>								
Operating Range		$\pm 2$	$\pm 12$	$\pm 2$	$\pm 12$			V
Quiescent Current			650		650			$\mu\text{A}$
Over Temperature	$T_A = -40^\circ\text{C to } +85^\circ\text{C}$		850		850			$\mu\text{A}$
<b>TEMPERATURE RANGE</b>								
For Specified Performance		-40	+85	-40	+85			$^\circ\text{C}$

<sup>1</sup> Because maximum supply voltage is 24 V between the negative and positive supply, these specifications at  $\pm 12 \text{ V}$  are at the part's limit. Operation at a nominal supply voltage slightly less than  $\pm 12 \text{ V}$  is recommended to allow for power supply tolerances.

<sup>2</sup> Does not include effects of external resistor,  $R_G$ .

<sup>3</sup> Total input range depends on common-mode voltage, differential voltage, and gain. See Figure 18 through Figure 21 and the Input Voltage Range section in the Theory of Operation section for more information.

# AD8223




Figure 9.  $I_{BIAS}$  vs. CMV




Figure 10. 0.1 Hz to 10 Hz Current Noise




Figure 11. 0.1 Hz to 10 Hz RTI and RTO Voltage Noise




Figure 12. CMRR vs. Frequency,  $\pm V_S = \pm 12 \text{ V}$




Figure 13. CMRR vs. Frequency,  $+V_S = +5 \text{ V}$




Figure 14. Gain vs. Frequency,  $\pm V_S = \pm 12 \text{ V}$

# AD8223

## THEORY OF OPERATION AMPLIFIER ARCHITECTURE

The AD8223 is an instrumentation amplifier based on a classic 3-op amp approach, modified to ensure operation even at common-mode voltages at the negative supply rail. The architecture allows lower voltage offsets, better CMRR, and higher gain accuracy than competing instrumentation amplifiers in its class.




Figure 31. Simplified Schematic

Figure 31 shows a simplified schematic of the AD8223. The AD8223 has three stages. In the first stage, the input signal is applied to PNP transistors. These PNP transistors act as voltage buffers and allow input voltages below ground. The second stage consists of a pair of 8 kΩ resistors, the  $R_G$  resistor, and a pair of amplifiers. This stage allows the amplification of the AD8223 to be set with a single external resistor. The third stage is a differential amplifier composed of an op amp, two 10 kΩ resistors, and two 50 kΩ resistors. This stage removes the common-mode signal and applies an additional gain of 5.

The transfer function of the AD8223 is

$$V_{OUT} = G(V_{IN+} - V_{IN-}) + V_{REF}$$

where:

$$G = 5 + \frac{80 \text{ k}\Omega}{R_G}$$

## GAIN SELECTION

Placing a resistor across the  $R_G$  terminals sets the gain of the AD8223, which can be calculated by referring to Table 7 or by using the following gain equation:

$$R_G = \frac{80 \text{ k}\Omega}{G - 5}$$

Table 7. Gains Achieved Using 1% Resistors

1% Standard Table Value of $R_G$ ( $\Omega$ )	Desired Gain	Calculated Gain
26.7 k	8	7.99
15.8 k	10	10.1
5.36 k	20	19.9
2.26 k	40	40.4
1.78 k	50	49.9
845	100	99.7
412	200	199
162	500	499
80.6	1000	998

The AD8223 defaults to  $G = 5$  when no gain resistor is used. Add the tolerance and gain drift of the  $R_G$  resistor to the specifications of the AD8223 to determine the total gain accuracy of the system. When the gain resistor is not used, gain depends only on internal resistor matching, so gain error and gain drift are minimal.

## INPUT VOLTAGE RANGE

The 3-op amp architecture of the AD8223 applies gain and then removes the common-mode voltage. Therefore, internal nodes in the AD8223 experience a combination of both the gained signal and the common-mode signal. This combined signal can be limited by the voltage supplies even when the individual input and output signals are not. To determine whether the signal can be limited, refer to Figure 18 through Figure 21. Alternatively, use the parameters in the Specifications section to verify that the input and output are not limited and then use the following formula to make sure the internal nodes are not limited.

To check if it is limited by the internal nodes,

$$-V_S + 0.01 \text{ V} < 0.6 + V_{CM} \pm \frac{|V_{DIFF}| \times \text{Gain}}{10} < +V_S - 0.1 \text{ V}$$

If more common-mode range is required, a solution is to apply less gain in the instrumentation amplifier and more in a later stage.

## LM7171 Very High Speed, High Output Current, Voltage Feedback Amplifier

### 1 Features

- (Typical Unless Otherwise Noted)
- Easy-to-Use Voltage Feedback Topology
- Very High Slew Rate: 4100 V/ $\mu$ s
- Wide Unity-Gain Bandwidth: 200 MHz
- -3 dB Frequency @  $A_V = +2$ : 220 MHz
- Low Supply Current: 6.5 mA
- High Open Loop Gain: 85 dB
- High Output Current: 100 mA
- Differential Gain and Phase: 0.01%, 0.02°
- Specified for  $\pm 15$ V and  $\pm 5$ V Operation

### 2 Applications

- HDSL and ADSL Drivers
- Multimedia Broadcast Systems
- Professional Video Cameras
- Video Amplifiers
- Copiers/Scanners/Fax
- HDTV Amplifiers
- Pulse Amplifiers and Peak Detectors
- CATV/Fiber Optics Signal Processing

### 3 Description

The LM7171 is a high speed voltage feedback amplifier that has the slewing characteristic of a current feedback amplifier, yet it can be used in all traditional voltage feedback amplifier configurations. The LM7171 is stable for gains as low as +2 or -1. It provides a very high slew rate at 4100V/ $\mu$ s and a wide unity-gain bandwidth of 200 MHz while consuming only 6.5 mA of supply current. It is ideal for video and high speed signal processing applications such as HDSL and pulse amplifiers. With 100 mA output current, the LM7171 can be used for video distribution, as a transformer driver or as a laser diode driver.

Operation on  $\pm 15$  V power supplies allows for large signal swings and provides greater dynamic range and signal-to-noise ratio. The LM7171 offers low SFDR and THD, ideal for ADC/DAC systems. In addition, the LM7171 is specified for  $\pm 5$  V operation for portable applications.


The LM7171 is built on TI's advanced VIP™ III (Vertically integrated PNP) complementary bipolar process.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
LM7171	SOIC (8)	4.90 mm x 3.91 mm
LM7171	PDIP (8)	9.81 mm x 6.35 mm


(1) For all available packages, see the orderable addendum at the end of the datasheet.

#### Simplified Schematic Diagram




Note: M1 and M2 are current mirrors.

#### Large Signal Pulse Response $A_V = +2$ , $V_S = \pm 15$ V



## 5 Pin Configuration and Functions



Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
N/C	1	–	No Connection
-IN	2	I	Inverting Power Supply
+IN	3	I	Non-inverting Power Supply
V-	4	I	Supply Voltage
N/C	5	–	No Connection
OUTPUT	6	O	Output
V+	7	I	Supply Voltage
N/C	8	–	No Connection

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

	MIN	MAX	UNIT
Supply Voltage ( $V^+ - V^-$ )		36	V
Differential Input Voltage <sup>(2)</sup>		±10	V
Output Short Circuit to Ground <sup>(3)</sup>		Continuous	
Maximum Junction Temperature <sup>(4)</sup>		150	°C

- Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- Input differential voltage is applied at  $V_S = \pm 15V$ .
- Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C.
- The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $R_{\theta JA}$ , and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} - T_A) / R_{\theta JA}$ . All numbers apply for packages soldered directly into a PC board.

### 6.2 Handling Ratings

	MIN	MAX	UNIT
$T_{stg}$	Storage temperature range		°C
$V_{(ESD)}$	Electrostatic discharge <sup>(1)</sup> Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(2)</sup>		V

- Human body model, 1.5 kΩ in series with 100 pF.
- JEDEC document JEP155 states that 2500-V HBM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions <sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

	MIN	TYP	MAX	UNIT
Supply Voltage	$5.5V \leq V_S \leq 36$			V
Operating Temperature Range: LM7171AI, LM7171BI	-40		+85	°C

- Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not specified. For ensured specifications and the test conditions, see the Electrical Characteristics.

### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		P (PDIP)	D (SOIC)	UNIT
		8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	108°	172°	°C/W

- For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

**6.5 ±15V DC Electrical Characteristics**

Unless otherwise noted, all limits are specified for  $V^+ = +15\text{ V}$ ,  $V^- = -15\text{ V}$ ,  $V_{CM} = 0\text{ V}$ , and  $R_L = 1\text{ k}\Omega$ . **Boldface** limits apply at the temperature extremes

PARAMETER	TEST CONDITIONS	TYP (1)	LM7171AI LIMIT <sup>(2)</sup>	LM7171BI LIMIT <sup>(2)</sup>	UNIT	
V <sub>OS</sub>	Input Offset Voltage	0.2	1	3	mV	
			<b>4</b>	<b>7</b>	max	
TC V <sub>OS</sub>	Input Offset Voltage Average Drift	35			μV/°C	
I <sub>B</sub>	Input Bias Current	2.7	10	10	μA	
			<b>12</b>	<b>12</b>	max	
I <sub>OS</sub>	Input Offset Current	0.1	4	4	μA	
			<b>6</b>	<b>6</b>	max	
R <sub>IN</sub>	Input Resistance	Common Mode Differential Mode	40		MΩ	
			3.3			
R <sub>O</sub>	Open Loop Output Resistance	15			Ω	
CMRR	Common Mode Rejection Ratio	V <sub>CM</sub> = ±10V	105	85	75	dB
			<b>80</b>	<b>70</b>	min	
PSRR	Power Supply Rejection Ratio	V <sub>S</sub> = ±15V to ±5V	90	85	75	dB
			<b>80</b>	<b>70</b>	min	
V <sub>CM</sub>	Input Common-Mode Voltage Range	CMRR > 60 dB	±13.35		V	
A <sub>V</sub>	Large Signal Voltage Gain <sup>(3)</sup>	R <sub>L</sub> = 1 kΩ	85	80	75	dB
			<b>75</b>	<b>70</b>	min	
		R <sub>L</sub> = 100Ω	81	75	70	dB
			<b>70</b>	<b>66</b>	min	
V <sub>O</sub>	Output Swing	R <sub>L</sub> = 1 kΩ	13.3	13	13	V
			<b>12.7</b>	<b>12.7</b>	min	
			-13.2	-13	-13	
		R <sub>L</sub> = 100Ω	<b>-12.7</b>	<b>-12.7</b>	max	
			11.8	10.5	10.5	V
			<b>9.5</b>	<b>9.5</b>	min	
Output Current (Open Loop) <sup>(4)</sup>	Sourcing, R <sub>L</sub> = 100Ω	118	105	105	mA	
		<b>95</b>	<b>95</b>	min		
		105	95	95		mA
		<b>90</b>	<b>90</b>	max		
Output Current (in Linear Region)	Sourcing, R <sub>L</sub> = 100Ω	100			mA	
	Sinking, R <sub>L</sub> = 100Ω	100				
I <sub>SC</sub>	Output Short Circuit Current	Sourcing	140		mA	
		Sinking	135			
I <sub>S</sub>	Supply Current	6.5	8.5	8.5	mA	
		<b>9.5</b>	<b>9.5</b>	max		

(1) Typical values represent the most likely parametric norm.

(2) All limits are specified by testing or statistical analysis.

(3) Large signal voltage gain is the total output swing divided by the input signal required to produce that swing. For  $V_S = ±15\text{ V}$ ,  $V_{OUT} = ±5\text{ V}$ . For  $V_S = ±5\text{ V}$ ,  $V_{OUT} = ±1\text{ V}$ .

(4) The open loop output current is specified, by the measurement of the open loop output voltage swing, using 100Ω output load.

**6.6 ±15V AC Electrical Characteristics**

Unless otherwise noted, all limits are specified for  $V^+ = +15\text{ V}$ ,  $V^- = -15\text{ V}$ ,  $V_{CM} = 0\text{ V}$ , and  $R_L = 1\text{ k}\Omega$ .

PARAMETER	CONDITIONS	TYP <sup>(1)</sup>	LM7171AI LIMIT <sup>(2)</sup>	LM7171BI LIMIT <sup>(2)</sup>	UNIT
SR	Slew Rate <sup>(3)</sup>	A <sub>V</sub> = +2, V <sub>IN</sub> = 13 V <sub>PP</sub>	4100		V/μs
			3100		
	Unity-Gain Bandwidth		200		MHz
	-3 dB Frequency	A <sub>V</sub> = +2	220		MHz
Φ <sub>m</sub>	Phase Margin		50		Deg
t <sub>s</sub>	Settling Time (0.1%)	A <sub>V</sub> = -1, V <sub>O</sub> = ±5V R <sub>L</sub> = 500Ω	42		ns
t <sub>p</sub>	Propagation Delay	A <sub>V</sub> = -2, V <sub>IN</sub> = ±5V, R <sub>L</sub> = 500Ω	5		ns
A <sub>D</sub>	Differential Gain <sup>(4)</sup>		0.01%		
Φ <sub>D</sub>	Differential Phase <sup>(4)</sup>		0.02		Deg
	Second Harmonic Distortion <sup>(5)</sup>	f <sub>IN</sub> = 10 kHz	-110		dBc
		f <sub>IN</sub> = 5 MHz	-75		
	Third Harmonic Distortion <sup>(5)</sup>	f <sub>IN</sub> = 10 kHz	-115		dBc
		f <sub>IN</sub> = 5 MHz	-55		
e <sub>n</sub>	Input-Referred Voltage Noise	f = 10 kHz	14		nV/√Hz
i <sub>n</sub>	Input-Referred Current Noise	f = 10 kHz	1.5		pA/√Hz

(1) Typical values represent the most likely parametric norm.

(2) All limits are specified by testing or statistical analysis.

(3) Slew Rate is the average of the raising and falling slew rates.

(4) Differential gain and phase are measured with A<sub>V</sub> = +2, V<sub>IN</sub> = 1 V<sub>PP</sub> at 3.58 MHz and both input and output 75Ω terminated.

(5) Harmonics are measured with V<sub>IN</sub> = 1 V<sub>PP</sub>, A<sub>V</sub> = +2 and R<sub>L</sub> = 100Ω.

Typical Performance Characteristics (continued)

unless otherwise noted,  $T_A = 25^\circ\text{C}$




Figure 7. Output Voltage vs. Output Current




Figure 8. Output Voltage vs. Output Current




Figure 9. CMRR vs. Frequency




Figure 10. PSRR vs. Frequency




Figure 11. PSRR vs. Frequency




Figure 12. Open Loop Frequency Response

7.5 Compensation For Input Capacitance

The combination of an amplifier's input capacitance with the gain setting resistors adds a pole that can cause peaking or oscillation. To solve this problem, a feedback capacitor with a value

$$C_f > (R_G \times C_{IN})/R_F \quad (1)$$

can be used to cancel that pole. For LM7171, a feedback capacitor of 2 pF is recommended. Figure 54 illustrates the compensation circuit.




Figure 54. Compensating for Input Capacitance

7.6 Application Circuit




Figure 55. Fast Instrumentation Amplifier




Figure 56. Multivibrator